首页>
外国专利>
Gate array architecture and layout for deep space applications
Gate array architecture and layout for deep space applications
展开▼
机译:门阵列结构和布局,适用于深空应用
展开▼
页面导航
摘要
著录项
相似文献
摘要
The present invention teaches an integrated circuit ("IC") gate array having improved reliability and increased immunity to deep space interference from electromagnetic radiation, photon energy, and charged particles. In one embodiment of the present invention, the gate array comprises a first and a second logical component, and a first and a second isolation transistor. Both first and second isolation transistors comprise an input, a biasing bus having a voltage potential, and an electrical contact for electrically coupling the biasing bus with the input. Moreover, the gate array comprises a redundant coupling for increasing the immunity of the gate array to charged particles, electromagnetic radiation and photon energy.
展开▼