首页> 外国专利> Performance enhancement system and method for a hierarchical data cache using a RAID parity scheme

Performance enhancement system and method for a hierarchical data cache using a RAID parity scheme

机译:使用RAID奇偶校验方案的分层数据缓存的性能增强系统和方法

摘要

A system and method for reducing device wait time in response to a host initiated write operation modifying a data block. The system includes a host computer channel connected to a storage controller which has cache memory and a nonvolatile storage buffer in a first embodiment. An identical system makes up the second embodiment with the exception that there is no nonvolatile storage buffer in the storage controller of the second embodiment. The controller in either embodiment is coupled to a cache storage drawer containing a plurality of DASD devices for implementing a RAID parity data protection scheme, and for permanently storing data. The drawer has nonvolatile cache memory which is used for accepting data destaged from controller cache. In a first embodiment, no commit reply is sent to the controller to indicate that data has been written to DASD. Instead a status information block is created to indicate that the data has been destaged from controller cache but is not committed. The status information is stored in directory means attached to the controller. The system uses this information to create a list of data which is in the state of Not committed. In this way data can be committed according to a cache management algorithm of least recently used (LRU), rather than requiring synchronous commit which is inefficient because it requires waiting on a commit response and ties up nonvolatile storage space allocated to back-up copies of cache data. In a second embodiment, directory means attached to the controller stores information about status blocks that may be modified or unmodified. The status information is used to eliminate wait times associated with waiting for data to be written to HDAs below.
机译:一种用于响应于主机发起的写操作修改数据块而减少设备等待时间的系统和方法。在第一实施例中,该系统包括连接到存储控制器的主计算机通道,该存储控制器具有高速缓冲存储器和非易失性存储缓冲器。除了在第二实施例的存储控制器中没有非易失性存储缓冲器之外,相同的系统构成第二实施例。任一实施例中的控制器都耦合到包含多个DASD设备的高速缓存存储抽屉,以用于实现RAID奇偶校验数据保护方案并永久存储数据。抽屉具有非易失性高速缓存,用于接收从控制器高速缓存降级的数据。在第一实施例中,没有提交应答被发送到控制器以指示数据已经被写入DASD。而是创建一个状态信息块来指示该数据已从控制器高速缓存中降级,但尚未提交。状态信息存储在与控制器相连的目录中。系统使用此信息来创建处于未提交状态的数据列表。这样,可以根据最近最少使用(LRU)的缓存管理算法来提交数据,而不是需要效率不高的同步提交,因为它需要等待提交响应并占用分配给其备份副本的非易失性存储空间。缓存数据。在第二实施例中,连接到控制器的目录装置存储有关可以被修改或未被修改的状态块的信息。状态信息用于消除与下面等待数据写入HDA相关的等待时间。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号