首页> 外国专利> Insulating by the on the substrate of the n-type semiconductor material, at the same time the manner null which forms the integrated circuit which possesses PNP and the NPN transistor which possess the flow of electric current of the vertical

Insulating by the on the substrate of the n-type semiconductor material, at the same time the manner null which forms the integrated circuit which possesses PNP and the NPN transistor which possess the flow of electric current of the vertical

机译:通过n型半导体材料的基板上的绝缘,同时形成形成具有PNP的集成电路和具有垂直电流的NPN晶体管的null方式

摘要

In this process P+ type regions are diffused on a substrate of N type semiconductor material, said regions forming the horizontal isolation region of the NPN transistors and the low-resistivity collector region of the PNP transistors. Within each isolation region a high-concentration N+ type zone is created that acts as a low-resistivity collector region for the NPN transistors. An N type epitaxial layer is then grown over the whole surface of the device. The completion of the device is carried out in such a way to ensure that the low-concentration collector thickness of transistors NPN be practically equal to the low-concentration collector thickness of transistors PNP.
机译:在该过程中,P +型区域在N型半导体材料的衬底上扩散,所述区域形成NPN晶体管的水平隔离区域和PNP晶体管的低电阻集电极区域。在每个隔离区域内,创建了一个高浓度的N +型区域,该区域用作NPN晶体管的低电阻集电极区域。然后在器件的整个表面上生长N型外延层。装置的完成以确保晶体管NPN的低浓度集电极厚度实际上等于晶体管PNP的低浓度集电极厚度的方式进行。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号