首页> 外国专利> Selective History CRC-32 Processing Encoders and Decoders and Their Parallel Processing Method

Selective History CRC-32 Processing Encoders and Decoders and Their Parallel Processing Method

机译:选择性历史CRC-32处理编码器和解码器及其并行处理方法

摘要

The present invention relates to an optional parallel CRC-32 processing encoder, a decoder and a parallel processing method. The purpose is to enable the CRC-32 to be selectively parallelized in 8-bit, 16-bit, and 32-bit units according to mode selection. The 32-bit temporary storage unit updates the value of each clock and outputs the value. The input data and the output of the 32-bit temporary storage unit are input to the encoder, And a remaining calculation unit for updating the stored value of the 32-bit temporary storage unit every clock. A multiplexing unit for multiplying the input data and the calculated CRC-32 value, and a control unit for generating and supplying signals necessary for each block. A 32-bit temporary storage unit for updating the value of each clock and outputting the updated value, an input unit for receiving input data and an output of the 32-bit temporary storage unit, A syndrome comparison unit for comparing CRC-32 calculated values for the received syndrome value with the predicted syndrome value for no error, and a syndrome comparison unit for comparing the calculated syndrome value with the CRC-32 calculated value for the received data, A controller for generating and supplying a buffer part used for timing control to obtain error information of the data and error information of the data for which the CRC-32 field is removed, and supplying necessary signals to each block, and an optional parallel CRC-32 processing decoder .
机译:本发明涉及可选的并行CRC-32处理编码器,解码器和并行处理方法。目的是使CRC-32能够根据模式选择以8位,16位和32位为单位进行选择性并行化。 32位临时存储单元更新每个时钟的值并输出。 32位临时存储单元的输入数据和输出被输入到编码器,并且剩余的计算单元用于每个时钟更新32位临时存储单元的存储值。多路复用单元,用于将输入数据与计算出的CRC-32值相乘,以及控制单元,用于生成和提供每个块所需的信号。用于更新每个时钟的值并输出更新后的值的32位临时存储单元,用于接收输入数据的输入单元和32位临时存储单元的输出,用于比较CRC-32计算值的校正子比较单元用于接收的校正子值和无错误的预测校正子值的校正子,以及用于将计算出的校正子值与接收数据的CRC-32计算值进行比较的校正子比较单元,用于生成和提供用于定时控制的缓冲器的控制器以获得数据的错误信息和已去除CRC-32字段的数据的错误信息,并向每个块提供必要的信号,以及可选的并行CRC-32处理解码器。

著录项

  • 公开/公告号KR19980050154A

    专利类型

  • 公开/公告日1998-09-15

    原文格式PDF

  • 申请/专利权人 양승택;이준;

    申请/专利号KR19960068932

  • 发明设计人 강선;

    申请日1996-12-20

  • 分类号H03M13/00;

  • 国家 KR

  • 入库时间 2022-08-22 02:48:04

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号