首页>
外国专利>
Branch processing unit with target cache storing history for predicted taken branches and history cache storing history for predicted not-taken branches
Branch processing unit with target cache storing history for predicted taken branches and history cache storing history for predicted not-taken branches
A branch processing unit (BPU) is used, in an exemplary embodiment, in a superscalar, superpipelined microprocessor compatible with the x86 instruction set architecture. The BPU implements a branch prediction scheme using a target cache and a separate history cache. The target cache stores target addressing information and history information for predicted taken branches. The history cache stores history information only for predicted not-taken branches. The exemplary embodiment uses a two-bit prediction algorithm such that the target cache and the history cache need only story a single history bit (to differentiate between strong and weak states of respectively predicted taken and not-taken branches).
展开▼