首页> 外国专利> Memory accessing system with portions of memory being selectively write protectable and relocatable based on predefined register bits and memory selection RAM outputs

Memory accessing system with portions of memory being selectively write protectable and relocatable based on predefined register bits and memory selection RAM outputs

机译:存储器访问系统,其中的存储器部分可根据预定义的寄存器位和存储器选择RAM输出选择性地进行写保护和重定位

摘要

A memory mapping and module enabling circuit for allowing logical 128 kbyte memory blocks to be defined for any location in any module connected to a memory system. A RAM is addressed by the system address lines defining 128 kbyte blocks, with the output data providing the row address strobe enable signals for a particular memory module and the address values necessary to place the 128 kbyte block within the module. Various other parameters such as write protect status and memory location are also provided by the RAM. Circuits and techniques for programming and reading the RAM are provided. The RAM is only programmed once, with modifications to the RAM-provided write protect status and memory location values being made based on write protect and relocation status information contained in a separate register.
机译:一种存储器映射和模块使能电路,用于允许为连接到存储器系统的任何模块中的任何位置定义逻辑128 KB存储器块。 RAM由定义128 KB块的系统地址线寻址,输出数据提供特定存储模块的行地址选通使能信号以及将128 KB块放置在模块内所需的地址值。 RAM还提供其他各种参数,例如写保护状态和存储位置。提供了用于编程和读取RAM的电路和技术。仅对RAM编程一次,对RAM提供的写保护状态进行修改,并根据包含在单独寄存器中的写保护和重定位状态信息进行存储位置值的修改。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号