首页>
外国专利>
Arithmetic logic unit and method for numerical computations in galois fields
Arithmetic logic unit and method for numerical computations in galois fields
展开▼
机译:Galois场中数值计算的算术逻辑单元和方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
An integrated circuit for error correction takes advantage of a novel data representation ("tower representation") for a selected finite Galois field. Using this representation, novel circuits which utilize the hierarchical structures in the subfields of the selected finite Galois field can be constructed. In one embodiment, GF(256) multipliers, GF(256) multiplicative inverse circuits, GF(256) logarithm circuits can be constructed out of GF(16) multipliers, GF(16) multiplicative inverse circuits and other GF(16) components. These GF(16) components, in turn, can be constructed from still simpler GF(4) components. In that embodiment, a user-programmable burstlimiter is provided. In that embodiment also, a novel quadratic equation solver is provided.
展开▼