首页>
外国专利>
Arrangement for improving defect scanner sensitivity and scanning defects on die of a semiconductor wafer
Arrangement for improving defect scanner sensitivity and scanning defects on die of a semiconductor wafer
展开▼
机译:用于提高缺陷扫描仪灵敏度和在半导体晶片的管芯上扫描缺陷的布置
展开▼
页面导航
摘要
著录项
相似文献
摘要
Defect scanner sensitivity and accuracy are improved for light scattering defect scanners and pattern matching defect scanners by calibrating the defect scanners to each die on a wafer using preset marks on the corresponding die. The marks have a predetermined size based on the sensitivity of the defect scanners and a predetermined position relative to the circuit pattern on the corresponding die. Alignment of the defect scanners to a specific die provides improvement in coordinate accuracy over alignment with respect to an entire wafer. A layout mapping defect filtering system collects defect scan data and determines the interaction between the detected defects and a circuit layout. The layout mapping defect filtering system provides automatic identification in real time of killer defects that cause failure of the completed integrated circuit, and classifies and analyzes defects to identify potential killer defects within specified defect classes to identify defective die. The system provides accurate yield estimation to determine whether a produced wafer should be scrapped, and also provides accumulated data for yield improvement studies including quality control and circuit redesign.
展开▼