Event simulation process is composed of multiple stages each handling section of the simulation

摘要

The simulation process is used for the verification of electronic systems, sub systems or modules and is written in a hardware language such as VHDL. The event driven simulator is structured in stages each of which handles part of the simulation using conditions stored in tables.