首页>
外国专利>
Self-synchronous FIFO memory device having high access efficiency, and system provided with interface for data transfer using the same
Self-synchronous FIFO memory device having high access efficiency, and system provided with interface for data transfer using the same
展开▼
机译:具有高访问效率的自同步FIFO存储设备和具有使用该接口的数据传输接口的系统
展开▼
页面导航
摘要
著录项
相似文献
摘要
An arbitration circuit adjusts timings of a write request signal from a first external device and a read request signal from a second external device. An RAM performs data write/data read in response to the external write request/read request. A next-state function is provided, which has a function to calculate a write address/read address to be input to the RAM in response to the external write request/read request, and a function to accurately count data stored in a FIFO.
展开▼