首页>
外国专利>
Shared cache structure for temporal and non-temporal instructions
Shared cache structure for temporal and non-temporal instructions
展开▼
机译:用于时间和非时间指令的共享缓存结构
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method and system for providing cache memory management. The system comprises a main memory, a processor coupled to the main memory, and at least one cache memory coupled to the processor for caching of data. The at least one cache memory has at least two cache ways, each comprising a plurality of sets. Each of the plurality of sets has a bit which indicates whether one of the at least two cache ways contains non-temporal data. The processor accesses data from one of the main memory or the at least one cache memory.
展开▼