首页> 外国专利> Methods for configuring FPGA's having variable grain blocks and shared logic for providing symmetric routing of result output to differently-directed and tristateable interconnect resources

Methods for configuring FPGA's having variable grain blocks and shared logic for providing symmetric routing of result output to differently-directed and tristateable interconnect resources

机译:用于配置具有可变粒度块和共享逻辑的FPGA的方法,以提供结果输出到不同方向和三态互连资源的对称路由

摘要

A Variable Grain Architecture (VGA) device includes a shared output component (SOC) that may be used for programmably-routing process result signals onto either or plural ones of differently directed longlines within an FPGA. Plural VGB's make shared use of each SOC to output respective function signals to the longlines. The SOC may be also used for programmably-routing signals (e.g., feedthrough signals) that are selectively acquired from either one of equivalent but differently positioned interconnect channels. Such freedom in routing VGB result signals or feedthrough signals can allow FPGA configuring software to explore a wider range of partitioning, placement and/or routing options for finding optimized implementations in the VGA FPGA device of various, supplied design specifications.
机译:可变粒度架构(VGA)器件包括一个共享输出组件(SOC),可用于将过程结果信号以可编程的方式路由到FPGA内不同定向的长线中的一个或多个上。多个VGB共享使用每个SOC,以将相应的功能信号输出到延绳钓。 SOC还可以用于从等效但位置不同的互连通道之一有选择地获取的可编程路由信号(例如,馈通信号)。路由VGB结果信号或馈通信号的这种自由度可以使FPGA配置软件探索更广泛的分区,放置和/或路由选项,以在各种已提供的设计规范的VGA FPGA器件中找到优化的实现。

著录项

相似文献

  • 专利
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号