首页>
外国专利>
Method of optimizing high performance CMOS integrated circuit designs for power consumption and speed using global and greedy optimizations in combination
Method of optimizing high performance CMOS integrated circuit designs for power consumption and speed using global and greedy optimizations in combination
展开▼
机译:结合全局和贪婪优化,针对功耗和速度优化高性能CMOS集成电路设计的方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method of optimizing speed and power consumption of an integrated circuit having at least one path having at least one gate involves creating a parent state representing a partition of the integrated circuit design. Each device in the parent state further has associated device size information and device type information. A population of individual states are created from at least one parent states. These individual states are scored for timing and power dissipation. Survivor individual states of the population are determined based upon scores of each state of the population. The steps of creating the population of individual states, scoring states, and determining survivor states, are iterated as needed. Survivor states are then further optimized with a greedy search, and a best individual survivor state is selected as an optimized state of each partition. The integrated circuit netlist is adjusted to correspond to the optimized state.
展开▼