首页>
外国专利>
Apparatus and method to reduce memory footprints in processor architectures
Apparatus and method to reduce memory footprints in processor architectures
展开▼
机译:减少处理器架构中的内存占用的设备和方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
The present invention provides an apparatus and method to reduce the memory footprint of a processor architecture by structuring processor code to be stored in an external device, and transferring into the processor certain code and associated data as it is needed. The processor code or algorithm is divided into a controlling piece and a working piece. The controlling piece can be located on a low-MIPS, high memory-footprint device, whereas the working piece can be located on a high-MIPS, low memory-footprint device. The working piece can also be broken down into phases or segments, which are put in a data store. The segments are then transferred, on an as-needed basis along with associated data, from the store into the constrained memory of the low memory-footprint device. Transfer is facilitated by a segment manager which can be processed from the low-MIPS device, or alternatively from the high-MIPS device.
展开▼