首页> 外国专利> Complex phase-locked loop demodulator for low-IF and zero-IF radio receivers

Complex phase-locked loop demodulator for low-IF and zero-IF radio receivers

机译:适用于低中频和零中频无线电接收器的复杂锁相环解调器

摘要

A digital demodulator which coherently demodulates a low-IF or zero-IF complex signal using a complex-valued phase-locked loop (CPPL). The CPPL includes a numerical controlled oscillator, four multipliers and two combiners to provide independent phase/frequency and amplitude outputs. The CPLL exhibits in first order PLL dynamics without a loop filter in the feedback loop to the NCO. However a filter with one or more poles may be included in the feedback circuit to exhibit 2nd or higher order PLL dynamics. The CPLL allows coherent demodulation of extremely low FM modulation indexes whereby the incoming frequency drift may be larger than the frequency deviation. It can also be used to coherently demodulate signals which have combined amplitude and phase characteristics.
机译:一种数字解调器,它使用复数值锁相环(CPPL)对低中频或零中频复数信号进行相干解调。 CPPL包括一个数控振荡器,四个乘法器和两个组合器,以提供独立的相位/频率和幅度输出。 CPLL表现出一阶PLL动态,在NCO的反馈环路中没有环路滤波器。但是,具有一个或多个极点的滤波器可以包含在反馈电路中,以表现出2 或更高阶的PLL动态。 CPLL允许对极低的FM调制指数进行相干解调,从而使输入频率漂移可能大于频率偏差。它也可用于相干解调具有组合幅度和相位特性的信号。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号