首页>
外国专利>
Method and apparatus for localizing faults within a programmable logic device
Method and apparatus for localizing faults within a programmable logic device
展开▼
机译:在可编程逻辑设备内定位故障的方法和装置
展开▼
页面导航
摘要
著录项
相似文献
摘要
Method and apparatus for localizing faults within an integrated circuit is described. For example, a programmable logic device (PLD) is configured with a test pattern. A test stimulus is applied to the test pattern. State data responsive to the test pattern is obtained. The state data may be obtained from a readback datastream generated by the PLD. The expected state data may be generated by a second PLD that is known to contain no faults. The state data is compared with expected state data to produce difference information. The difference information is used, or more particularly is iteratively generated, to localize a fault or faults within a unit under test.
展开▼