首页> 外国专利> Delayed locked loop (DLL) circuit providing adjustable delay of periodic input signal, with controllable, series connected delay elements, as delay chain

Delayed locked loop (DLL) circuit providing adjustable delay of periodic input signal, with controllable, series connected delay elements, as delay chain

机译:延迟锁定环(DLL)电路可提供周期性输入信号的可调延迟,并带有可控制的串联延迟元件,作为延迟链

摘要

Controllable delay elements (6) in series form delay chain (2) and phase detector (3) generates control signal, dependent on periodic input signal, and periodic signal delayed by delay chain.Circuit contains selection unit (7), coupled to each delay element to apply output signal of element to output of DLL circuit. Compensation circuit (9-11) modifies selection signal (AS) so that additional delay between periodic input and output signal of DLL circuit is compensated.
机译:串联的可控延迟元件(6)形成延迟链(2)和鉴相器(3),根据周期输入信号和被延迟链延迟的周期信号生成控制信号。电路包含选择单元(7),每个延迟均与之耦合元件将元件的输出信号施加到DLL电路的输出。补偿电路(9-11)修改选择信号(AS),以便补偿DLL电路的周期性输入和输出信号之间的附加延迟。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号