首页>
外国专利>
FAILURE SIMULATION BASED ON SYSTEM LEVEL BOUNDARY SCAN ARCHITECTURE
FAILURE SIMULATION BASED ON SYSTEM LEVEL BOUNDARY SCAN ARCHITECTURE
展开▼
机译:基于系统级边界扫描架构的故障仿真
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method and apparatus for reducing cost for the backplane and system test and for speeding up the time to market of a new product is disclosed. A failure simulation based on system level Boundary Scan architecture allows the use of an already available test infrastructure.
展开▼