首页>
外国专利>
Area array routing masks for improved escape of devices on PCB
Area array routing masks for improved escape of devices on PCB
展开▼
机译:区域阵列布线掩模可改善PCB上器件的逃逸
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method for optimizing area array device pin utilization and reducing the number of layers on a multilayered PCB comprising: preparing a package of BGA pin-out maps which anticipate the effect of existing fixed pins and derives the resulting optimum pin location assignment. Each pin-out map includes an indication of the best routing for circuits from a given component to be mounted to a PCB. Applying the package of pin-out maps during an area array pin assignment phase, thereby making an area array package capable of supporting the optimum routing configuration proposed by the pin-out maps. Applying the package of pin-out maps during a PCB design phase so that the optimum circuit routing to each pin is achieved, thereby completing the strategy layed out by the proposed pin-out maps, resulting in a lower number of PCB layers.
展开▼