首页>
外国专利>
Method and apparatus of memory clearing with monitoring RAM memory cells in a field programmable gated array
Method and apparatus of memory clearing with monitoring RAM memory cells in a field programmable gated array
展开▼
机译:通过监视现场可编程门阵列中的RAM存储器单元来清除存储器的方法和装置
展开▼
页面导航
摘要
著录项
相似文献
摘要
A field-programmable gate array (FPGA) having an array of RAM memory cells comprising at least one row of RAM memory cells, each RAM cell of the at least one row of RAM memory cells coupled to a row driver line; a row decoder coupled to a first end of the row driver line of each at least one row of RAM memory cells. A monitoring memory cell is coupled to a row driver line. Each monitoring memory cell is also coupled to a memory writing line. An FPGA also has RAM memory cells that act as the programming mechanism. The FPGA further has erase circuitry for clearing the RAM memory cells for reprogramming of the FPGA. The FPGA is erased by providing at least one monitoring memory cell coupled to the erase circuitry. A memory clear phase is initiated on at least one monitoring memory cell. The monitoring memory cell then indicts the cell has been cleared.
展开▼