首页>
外国专利>
On-chip packet interface processor encapsulating memory access from main processor to external system memory in serial packet switched protocol
On-chip packet interface processor encapsulating memory access from main processor to external system memory in serial packet switched protocol
展开▼
机译:片上分组接口处理器以串行分组交换协议封装了从主处理器到外部系统存储器的存储器访问
展开▼
页面导航
摘要
著录项
相似文献
摘要
A computing and communication chip architecture is provided wherein the interfaces of processor access to the memory chips are implemented as a high-speed packet switched serial interface as part of each chip. In one embodiment, the interface is accomplished through a gigabit Ethernet interface provided by protocol processor integrated as part of the chip. The protocol processor encapsulates the memory address and control information like Read, Write, number of successive bytes etc, as an Ethernet packet for communication among the processor and memory chips that are located on the same motherboard, or even on different circuit cards. In one embodiment, the communication over head of the Ethernet protocol is further reduced by using an enhanced Ethernet protocol with shortened data frames within a constrained neighborhood, and/or by utilizing a bit stream switch where direct connection paths can be established between elements that comprise the computing or communication architecture.
展开▼