首页>
外国专利>
Accessing memory and processor caches of nodes in multi-node configurations
Accessing memory and processor caches of nodes in multi-node configurations
展开▼
机译:在多节点配置中访问节点的内存和处理器缓存
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method for communicating between nodes of a plurality of nodes is disclosed. Each node includes a plurality of processors and an interconnect chipset. The method issues a request for data from a processor in a first node and passes the request for data to other nodes through an expansion port (or scalability port). The method also starts an access of a memory in response to the request for data and snoops a processor cache of each processor in each node. The method accordingly identifies the location of the data in either the processor cache or memory in the node having the processor issuing the request or in a processor cache or memory of another node.
展开▼