首页>
外国专利>
Method to control semiconductor device overlay using post etch image metrology
Method to control semiconductor device overlay using post etch image metrology
展开▼
机译:使用蚀刻后图像计量来控制半导体器件覆盖的方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method of determining positioning error between lithographically produced integrated circuit patterns on at least two different lithographic levels of a semiconductor wafer comprising. The method includes exposing, developing and etching one or more lithographic levels to create one or more groups of marks comprising a target at one or more wafer locations. The method then includes exposing and developing a subsequent group of marks within the target on a subsequent lithographic level. The method then comprises measuring the position of the marks on each level with respect to a common reference point, and using the measured positions of the groups of marks to determine the relative positioning error between one or more pairs of the developed and etched lithographic levels on which the marks are located.
展开▼