首页> 外国专利> High speed ethernet MAC and PHY apparatus with a filter based ethernet packet router with priority queuing and single or multiple transport stream interfaces

High speed ethernet MAC and PHY apparatus with a filter based ethernet packet router with priority queuing and single or multiple transport stream interfaces

机译:高速以太网MAC和PHY设备,具有基于过滤器的以太网分组路由器,具有优先级排队和单个或多个传输流接口

摘要

In one embodiment, an audio-visual content delivery system, such as a set-top box/personal video recorder system, is configured to interface with a local area network (LAN). A packet processing circuit comprised in the system may be configured to filter and route Ethernet packet data received from the LAN to specific ports and/or queues without host processor intervention. The packet processing circuit may utilize a set of filter and routing mechanisms configurable in hardware to interpret various Internet Engineering Task Force (IETF) networking transport protocols, and may transfer the packet data in a format recognized by a variety of consumer subsystems, each of which may be coupled to the decoder. The packet processing circuit may be implemented as a semiconductor device, and may allow encapsulated application data, (encapsulated using standardized encapsulation techniques), to be routed to a plurality of different types of application sinks or processors, forming a point-to-point or multi-point serial or parallel data stream over a standard transport covering numerous levels of the ISO data communications stack.
机译:在一个实施例中,视听内容传送系统,例如机顶盒/个人视频记录器系统,被配置为与局域网(LAN)接口。该系统中包括的分组处理电路可以被配置为在没有主机处理器干预的情况下,将从LAN接收的以太网分组数据过滤并路由到特定的端口和/或队列。数据包处理电路可以利用一组可在硬件中配置的过滤器和路由机制来解释各种Internet工程任务组(IETF)网络传输协议,并且可以采用各种消费者子系统可以识别的格式传输数据包数据,可以耦合到解码器。分组处理电路可以被实现为半导体设备,并且可以允许封装的应用数据(使用标准化封装技术封装)被路由到多个不同类型的应用宿或处理器,从而形成点对点或标准传输上的多点串行或并行数据流,覆盖了ISO数据通信堆栈的多个级别。

著录项

相似文献

  • 专利
  • 外文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号