首页>
外国专利>
CIRCUIT, ENCODER AND METHOD FOR PARALLEL BCH CODING
CIRCUIT, ENCODER AND METHOD FOR PARALLEL BCH CODING
展开▼
机译:并行BCH编码的电路,编码器和方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
The present invention is applicable to the field of code correction and provides a circuit, an encoder and a method for parallel BCH coding. The method comprises: performing an XOR operation on input sequences {m(p-1), m(p-2),..., m(0)} in a current period in sequence corresponding to output high-order positions of the last period of a register separately, outputting operation results as selection signals to a selector, selecting P constant-multinomials {xr0) mod g(x), (xr1) mod g(x),..., (xr(p-1)) mod g(x)} with 0 separately in sequence, shifting the selection results and the output of the last period of the register in P positions towards the high-order positions and outputting the selection results, summing the selection results and outputting the sum to the register to serve as an output of the current period of the register; and operating specific times to obtain final codes to be output. Accordingly, by means of the present invention, the path can be effectively shortened, the time sequence performance of the circuit is enabled to be better and the area is saved.
展开▼
机译:本发明适用于码校正领域,并且提供了用于并行BCH编码的电路,编码器和方法。该方法包括:在当前时段中,以与输入序列{m(p-1),m(p-2),...,m(0)}对应的顺序对输入序列{m(p-1),m(p-2),...,m(0)}执行XOR运算。寄存器的最后一个周期,将运算结果作为选择信号输出到选择器,选择P个常数多项式{x r Sup> 0)mod g(x),(x r Sup> 1)mod g(x),...,(x r Sup> (p-1))mod g(x)}依次分别为0,移动选择结果P个位置的寄存器的最后一个周期的输出朝着高阶位置输出,并输出选择结果,对选择结果求和,并将和输出到寄存器,作为寄存器当前周期的输出;和操作特定时间以获得最终代码以进行输出。因此,通过本发明,可以有效地缩短路径,使得电路的时序性能更好,并且节省了面积。
展开▼