首页>
外国专利>
Wafer level chip on chip package, package on package improving solder joint reliability but reducing mounting height and manufacturing method thereof
Wafer level chip on chip package, package on package improving solder joint reliability but reducing mounting height and manufacturing method thereof
展开▼
机译:晶圆级芯片级封装,提高封装的焊点可靠性但减小安装高度的封装及其制造方法
展开▼
页面导航
摘要
著录项
相似文献
摘要
A method of manufacturing a multi-chip package in which a plurality of semiconductor chips are mounted on a single package using a chip-on-chip technique reduces warping due to a difference in coefficients of thermal expansion (CTEs) between a printed circuit board (PCB) and a stacked semiconductor chip. A package on package is manufactured by vertically stacking packages to operate a memory semiconductor chip package and a logic semiconductor chip package in a single system. To improve a non-wet defect of solder balls used to connect packages and minimize the mounting height of the package on package, a protection member formed of an epoxy mold compound (EMC) is formed on the memory semiconductor chip package to only partially expose the solder balls, and the exposed portions of the solder balls are connected to vias formed in a rear surface of the logic semiconductor chip package using a solder ball attaching process.
展开▼