首页> 外国专利> Integrated circuit design system and method of generating proposed device array layout

Integrated circuit design system and method of generating proposed device array layout

机译:集成电路设计系统和产生建议的器件阵列布局的方法

摘要

A system for designing an integrated circuit includes at least one processor and at least one memory including computer program code for one or more programs. The at least one memory and the computer program code are configured to, with the at least one processor, cause the system to receive a proposed device array layout from a device array design module. The device array design module is configured to generate the proposed device array layout free from a set of system design rule constraints. The system is also caused to revise a schematic of the integrated circuit including the proposed device array layout. The system is further caused to determine whether the revised schematic violates one or more system design rule constraints.
机译:一种用于设计集成电路的系统,包括至少一个处理器和至少一个存储器,该存储器包括用于一个或多个程序的计算机程序代码。所述至少一个存储器和所述计算机程序代码被配置为与所述至少一个处理器一起使所述系统从设备阵列设计模块接收建议的设备阵列布局。设备阵列设计模块配置为从一组系统设计规则约束中生成建议的设备阵列布局。还促使该系统修改包括所提出的器件阵列布局的集成电路的示意图。进一步促使系统确定修改后的原理图是否违反一个或多个系统设计规则约束。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号