首页>
外国专利>
Conditional load instructions in an out-of-order execution microprocessor
Conditional load instructions in an out-of-order execution microprocessor
展开▼
机译:乱序执行微处理器中的条件加载指令
展开▼
页面导航
摘要
著录项
相似文献
摘要
A microprocessor instruction translator translates a conditional load instruction into at least two microinstructions. An out-of-order execution pipeline executes the microinstructions. To execute a first microinstruction, an execution unit receives source operands from the source registers of a register file and responsively generates a first result using the source operands. To execute a second the microinstruction, an execution unit receives a previous value of the destination register and the first result and responsively reads data from a memory location specified by the first result and provides a second result that is the data if a condition is satisfied and that is the previous destination register value if not. The previous value of the destination register comprises a result produced by execution of a microinstruction that is the most recent in-order previous writer of the destination register with respect to the second microinstruction.
展开▼