首页> 外国专利> SYSTEMS AND METHODS FOR MINIMIZING STATIC LEAKAGE OF AN INTEGRATED CIRCUIT

SYSTEMS AND METHODS FOR MINIMIZING STATIC LEAKAGE OF AN INTEGRATED CIRCUIT

机译:用于最小化集成电路的静态泄漏的系统和方法

摘要

To minimize static leakage of an integrated circuit, a charge pump generates anegative voltage to be applied to a "sleep" transistor cascaded to a logicgate of the integrated circuit. An adaptive leakage controller determinescontinuously or periodically whether to adjust the negative voltage tominimize the static leakage. A negative voltage regulator adjusts the negativevoltage depending on the determination. Some embodiments determine whether toadjust the negative voltage by monitoring one or more parameters of the sleeptransistor. Some embodiments determine whether to adjust the negative voltageby monitoring one or more parameters of an emulated sleep transistor.
机译:为了将集成电路的静态泄漏降至最低,电荷泵会产生一个施加到级联到逻辑的“睡眠”晶体管的负电压集成电路的门。自适应泄漏控制器确定连续或定期将负电压调整为最小化静电泄漏。负电压调节器可调节负电压电压取决于确定。一些实施例确定是否通过监视睡眠的一个或多个参数来调整负电压晶体管。一些实施例确定是否调整负电压通过监视仿真睡眠晶体管的一个或多个参数。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号