首页>
外国专利>
Microcontroller utilizing redundant address decoders and electronic control device using the same
Microcontroller utilizing redundant address decoders and electronic control device using the same
展开▼
机译:利用冗余地址解码器的微控制器和使用该微控制器的电子控制装置
展开▼
页面导航
摘要
著录项
相似文献
摘要
The present invention provides a microcontroller which can continue operation even at the time of a failure without making a memory redundant to suppress increase in chip area. The microcontroller includes three or more processors executing the same process in parallel and a storage device. The storage device includes a memory mat having a storage region which is not redundant, an address selection part, a data output part, and a failure recovery part. The address selection part selects a storage region in the memory mat on the basis of three or more addresses issued at the time of an access by the processors. The data output part reads data from the storage region in the memory mat selected by the address selection part. The failure recovery part corrects or masks a failure of predetermined number or less which occurs in the memory mat, the address selection part, and the data output part.
展开▼