CONSTANT DELAY ZERO STANDBY DIFFERENTIAL LOGIC RECEIVER AND METHOD

摘要

A differential receiver circuit on an integrated circuit consumes substantially no standby power, has constant propagation delay regardless of the input common mode bias, has acceptable common mode rejection and includes first and second pass circuits and buffers to receive differential input signals. The first pass circuit provides a true output signal based on a differential between the true buffered signal and the complimentary buffered signal. The second pass circuit provides a complementary output signal based on a differential between the complimentary buffered signal and the true buffered signal. The differential receiver circuit rejects common mode biases that may be present on the received differential signals without varying propagation delay times.