首页> 外国专利> Differential weight reading of an analog memory element in crosspoint array utilizing current subtraction transistors

Differential weight reading of an analog memory element in crosspoint array utilizing current subtraction transistors

机译:利用电流减法晶体管读取交叉点阵列中模拟存储元件的差重

摘要

A resistive processing unit includes an analog memory element coupled to a read row line and a read column line, a first current subtraction field-effect transistor (FET) coupled to the read row line and the analog memory element, and a second current subtraction FET coupled to the read column line and the analog memory element. The analog memory element is configured to store a weight value as its conductance. Application of a gate pulse voltage to one of the first current subtraction FET and the second current subtraction FET during application of a read pulse voltage to one of the read row line and the read column line reduces a measured conductance of the analog memory element, and the reduction of the measured conductance of the analog memory element provides net current for the stored weight value.
机译:电阻处理单元包括耦合至读取行线和读取列线的模拟存储元件,耦合至读取行线和模拟存储元件的第一电流减法场效应晶体管(FET)以及第二电流减法FET耦合到读取列线和模拟存储元件。模拟存储元件被配置为存储权重值作为其电导。在向读取行线和读取列线之一施加读取脉冲电压期间向第一电流减法FET和第二电流减法FET之一施加栅极脉冲电压会降低模拟存储元件的测量电导,并且模拟存储元件的测量电导的减小为所存储的重量值提供了净电流。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号