首页> 外国专利> INTEGRATED METAL LAYER AWARE OPTIMIZATION OF INTEGRATED CIRCUIT DESIGNS

INTEGRATED METAL LAYER AWARE OPTIMIZATION OF INTEGRATED CIRCUIT DESIGNS

机译:集成电路设计的集成金属层预警优化

摘要

Systems and techniques are described for optimizing an integrated circuit (IC) design. Before routing is performed on the IC design in an IC design flow, an IC design tool can iteratively perform a set of operations, the set of operations comprising: (1) modifying a net in the IC design to obtain a modified net, (2) determining a metal layer for routing the modified net, (3) computing a resistance value and a capacitance value of the modified net based on the metal layer, and (4) computing a delay value for the modified net based on the resistance value and the capacitance value.
机译:描述了用于优化集成电路(IC)设计的系统和技术。在IC设计流程中对IC设计进行布线之前,IC设计工具可以迭代执行一组操作,该组操作包括:(1)修改IC设计中的网以获得修改后的网,(2 )确定用于路由修改网络的金属层,(3)基于金属层计算修改网络的电阻值和电容值,以及(4)根据电阻值计算修改网络的延迟值,以及电容值。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号