首页>
外国专利>
Maintaining highest performance of DDR5 channel with marginal signal integrity
Maintaining highest performance of DDR5 channel with marginal signal integrity
展开▼
机译:维持边际信号完整性的DDR5通道的最高性能
展开▼
页面导航
摘要
著录项
相似文献
摘要
A memory subsystem includes one or more communication channels that enable communication with more than one memory module of an information handling system (IHS). A memory controller of the memory subsystem is in communication with the one or more communication channels. In response to determining that one or more lines fail signal integrity testing at a target communication speed, the memory controller invokes an error checking and correcting (ECC) mode that reassigns lines of the communication channel for carrying data and ECC code. Lines that passed signal integrity testing are assigned to carrying data and ECC code. Lines that failed signal integrity testing are not used.
展开▼