SCHÉMA DE SÉCURITÉ DE MÉMOIRE À BASE PÉRIPHÉRIQUE POUR PLATES-FORMES MULTI-C URS

摘要

A computing system using low-fat pointers, including: a memory configured to be accessed by the low-fat pointers; a processing core configured to access the memory; an interrupt controller configured to receive interrupts and to communicate interrupts to processes running on the processing core; and a memory safety peripheral configured to receive a pointer request, wherein the pointer is a low-fat pointer and to verify that the pointer request is within required memory bounds.