首页> 外文OA文献 >To Implement Energy Efficient of Integer Unit by Higher Voltage Flip Flop Based on Minimum operating Dual Supply Voltage Techinque

【2h】

To Implement Energy Efficient of Integer Unit by Higher Voltage Flip Flop Based on Minimum operating Dual Supply Voltage Techinque

机译：基于最小工作双电源电压技术的高压触发器实现整数单元能量效率

页面导航

著录项
相似文献
相关主题

著录项

作者
M. Subhashini; S. Rambabu;
展开▼
作者单位

展开▼
年度 2014
总页数
原文格式 PDF
正文语种
中图分类

相似文献

外文文献
中文文献
专利

1. To Implement Energy Efficient of Integer Unit by Higher Voltage Flip Flop Based on Minimum operating Dual Supply Voltage Techinque [J] . M. Subhashini, S. Rambabu International Journal of Engineering Research and Applications . 2014 ,第6期

机译：基于最小工作双电源电压技术的高压触发器实现整数单元的节能
2. Minimizing Energy of Integer Unit by Higher Voltage Flip-Flop: $V_{rm DDmin}$-Aware Dual Supply Voltage Technique [J] . Fuketa H., Hirairi K., Yasufuku T., Very Large Scale Integration (VLSI) Systems, IEEE Transactions on . 2013 ,第6期

机译：通过更高的电压触发器使整数单元的能量最小：$ V_ {rm DDmin} $感知的双电源电压技术
3. Designing soft-edge flip-flop-based linear pipelines operating in multiple supply voltage regimes [J] . Qing Xie, Yanzhi Wang, Massoud Pedram Integration . 2014 ,第3期

机译：设计在多种电源电压范围内运行的基于软边触发器的线性管线
4. 12.7-times energy efficiency increase of 16-bit integer unit by power supply voltage (VDD) scaling from 1.2V to 310mV enabled by contention-less flip-flops (CLFF) and separated VDD between flip-flops and combinational logics [C] . Fuketa Hiroshi, Hirairi Koji, Yasufuku Tadashi, International Symposium on Low Power Electronics and Design . 2011

机译：通过无竞争触发器（CLFF）和分离的V 使电源电压（V DD ）从1.2V缩放到310mV，将16位整数单元的能效提高了12.7倍触发器和组合逻辑之间的DD
5. Sub-1V supply voltage references for CMOS technology based on threshold-voltage-difference architecture. [D] . Fang, Fang. 2006

机译：基于阈值电压差架构的CMOS技术的低于1V的电源参考电压。
6. Multi-objective optimization of MOSFETs channel widths and supply voltage in the proposed dual edge-triggered static D flip-flop with minimum average power and delay by using fuzzy non-dominated sorting genetic algorithm-II [O] . Farshid Keivanian, Nasser Mehrshad, Abolfazl Bijari -1

机译：拟议的双边沿触发静态D型触发器中的MOSFET沟道宽度和电源电压的多目标优化采用模糊非支配排序遗传算法II
7. Multi-objective optimization of MOSFETs channel widths and supply voltage in the proposed dual edge-triggered static D flip-flop with minimum average power and delay by using fuzzy non-dominated sorting genetic algorithm-II [O] . 2016

机译：拟议的双边沿触发静态D型触发器中的MOSFET沟道宽度和电源电压的多目标优化，采用模糊非支配排序遗传算法II

To Implement Energy Efficient of Integer Unit by Higher Voltage Flip Flop Based on Minimum operating Dual Supply Voltage Techinque

著录项

相似文献

相关主题

期刊订阅