首页> 外文OA文献 >Memristor-Based Volistor Gates Compute Logic with Low Power Consumption
【2h】

Memristor-Based Volistor Gates Compute Logic with Low Power Consumption

机译:基于忆阻器的压敏电阻门以低功耗计算逻辑

代理获取
本网站仅为用户提供外文OA文献查询和代理获取服务,本网站没有原文。下单后我们将采用程序或人工为您竭诚获取高质量的原文,但由于OA文献来源多样且变更频繁,仍可能出现获取不到、文献不完整或与标题不符等情况,如果获取不到我们将提供退款服务。请知悉。

摘要

We introduce a novel volistor logic gate which uses voltage as input and resistance as output. Volistors rely on the diode-like behavior of rectifying memristors. We show how to realize the first logic level, counted from the input, of any Boolean function with volistor gates in a memristive crossbar network. Unlike stateful logic, there is no need to store the inputs as resistances, and computation is performed directly. The fan-in and fan-out of volistor gates are large and different from traditional memristor circuits. Compared to solely memristive stateful logic, a combination of volistors and stateful inhibition gates can significantly reduce the number of operations required to calculate arbitrary multi-output Boolean functions. The power consumption of volistor logic is computed and compared with the power consumption of stateful logic using the simulation results obtained by LTspice—when implemented in a 1 × 8 or an 8 × 1 crosspoint array, volistors consume significantly less power.
机译:我们介绍一种新颖的压敏逻辑门,它使用电压作为输入,使用电阻作为输出。压敏电阻依赖于类似于忆阻器的二极管行为。我们展示了如何实现忆阻纵横式网络中带有压敏门的任何布尔函数的第一个逻辑级别(从输入计数)。与状态逻辑不同,不需要将输入存储为电阻,并且可以直接执行计算。压敏栅的扇入和扇出很大,与传统的忆阻器电路不同。与单纯的忆阻状态逻辑相比,压敏电阻和状态禁止门的组合可以显着减少计算任意多输出布尔函数所需的运算数量。使用LTspice获得的仿真结果,计算了压敏电阻逻辑的功耗,并将其与状态逻辑的功耗进行了比较-当以1××8或8××1的交叉点阵列实现时,压敏电阻的功耗大大降低。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
代理获取

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号