We present an iterative schedule optimisation for multi-rate system specifications, mapped onto heterogeneous distributed architectures containing DVS processing elements. To achieve high degree of energy reduction, we formulate a generalised DVS problem taking into account the power variations among the executing tasks. We investigate and analyse the possibility energy reduction at both steps of the co-synthesis (voltage scaling and scheduling). Extensive experiments indicate the presented work produces solutions with high quality.
展开▼