首页> 外文OA文献 >Towards Very Large Scale Analog (VLSA): Synthesizable Frequency Generation Circuits.
【2h】

Towards Very Large Scale Analog (VLSA): Synthesizable Frequency Generation Circuits.

机译:迈向超大规模模拟(VLsa):可合成频率生成电路。

代理获取
本网站仅为用户提供外文OA文献查询和代理获取服务,本网站没有原文。下单后我们将采用程序或人工为您竭诚获取高质量的原文,但由于OA文献来源多样且变更频繁,仍可能出现获取不到、文献不完整或与标题不符等情况,如果获取不到我们将提供退款服务。请知悉。

摘要

Driven by advancement in integrated circuit design and fabrication technologies, electronic systems have become ubiquitous. This has been enabled powerful digital design tools that continue to shrink the design cost, time-to-market, and the size of digital circuits. Similarly, the manufacturing cost has been constantly declining for the last four decades due to CMOS scaling. However, analog systems have struggled to keep up with the unprecedented scaling of digital circuits. Even today, the majority of the analog circuit blocks are custom designed, do not scale well, and require long design cycles.This thesis analyzes the factors responsible for the slow scaling of analog blocks, and presents a new design methodology that bridges the gap between traditional custom analog design and the modern digital design. The proposed methodology is utilized in implementation of the frequency generation circuits – traditionally considered analog systems. Prototypes covering two different applications were implemented. The first synthesized all-digital phase-locked loop was designed for 400-460 MHz MedRadio applications and was fabricated in a 65 nm CMOS process. The second prototype is an ultra-low power, near-threshold 187-500 kHz clock generator for energy harvesting/autonomous applications. Finally, a digitally-controlled oscillator frequency resolution enhancement technique is presented which allows reduction of quantization noise in ADPLLs without introducing spurs.
机译:在集成电路设计和制造技术进步的推动下,电子系统变得无处不在。这已经启用了功能强大的数字设计工具,这些工具继续缩小了设计成本,缩短了产品上市时间并缩小了数字电路的尺寸。同样,由于CMOS缩放,制造成本在过去四十年中一直在不断下降。然而,模拟系统一直在努力跟上数字电路的空前规模。即使在今天,大多数模拟电路块仍是定制设计的,不能很好地缩放,并且需要较长的设计周期。本文分析了造成模拟块缩放缓慢的因素,并提出了一种新的设计方法,以弥合两者之间的差距。传统定制模拟设计和现代数字设计。所提出的方法用于实现频率产生电路-传统上被认为是模拟系统。实现了涵盖两个不同应用程序的原型。第一个合成的全数字锁相环设计用于400-460 MHz MedRadio应用,并以65 nm CMOS工艺制造。第二个原型是用于能量收集/自主应用的超低功率,接近阈值的187-500 kHz时钟发生器。最后,提出了一种数字控制的振荡器频率分辨率增强技术,该技术可在不引入杂散的情况下减少ADPLL中的量化噪声。

著录项

  • 作者

    Faisal Muhammad;

  • 作者单位
  • 年度 2014
  • 总页数
  • 原文格式 PDF
  • 正文语种 en_US
  • 中图分类

相似文献

  • 外文文献
  • 中文文献
  • 专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号