首页> 外文OA文献 >SystemC Model of Hierarchical Network-on-Chip for System-Level On-Chip Multi-Core Platform
【2h】

SystemC Model of Hierarchical Network-on-Chip for System-Level On-Chip Multi-Core Platform

机译:系统级片上多核平台的分层片上网络systemC模型

代理获取
本网站仅为用户提供外文OA文献查询和代理获取服务,本网站没有原文。下单后我们将采用程序或人工为您竭诚获取高质量的原文,但由于OA文献来源多样且变更频繁,仍可能出现获取不到、文献不完整或与标题不符等情况,如果获取不到我们将提供退款服务。请知悉。

摘要

System-Level Modeling is one of the key tools to speed up the process of design space exploration. Open source system level design tool is the solution for SMEs to get maximum benefit out of system level modeling in affordable range.SystemC is a C++ library extension that is used for open source system level modeling. In this thesis, a NoC based on hierarchical NoC for Ninesilica is modeled using SystemC. The Ninesilica multi-core platform that is developed at Department of Computer System in Tampere University of Technology. The system level NoC model is able to simulate the communication network with several number of nodes and data packets. The modeled NoC is able to give useful information regarding to delay, data packet buffering and number of clock cycles required to transfer all the data packets. The user can also be able to get information about the position of any data packet at any clock cycle in the network. The behavior of the communication network is analyzed with different number of nodes and several network configurations. The data load is also varied in order to verify that the NoC model is working properly. The NoC model successfully completed all the tests and gives the results as expected. The NoC model is able to buffer, transmit, and receive data packets without any loss of data packets. The NoC model can be configured and re-configured. The simulation results are written to a text file. Several comparisons between different network topologies with variable data load is also made and some conclusions based on those results are made. /Kir10
机译:系统级建模是加快设计空间探索过程的关键工具之一。开源系统级设计工具是中小企业从负担得起的范围内最大程度地受益于系统级建模的解决方案。SystemC是C ++库扩展,用于开源系统级建模。本文利用SystemC对Ninesilica的基于分层NoC的NoC进行建模。由坦佩雷工业大学计算机系统系开发的Ninesilica多核平台。系统级NoC模型能够模拟具有多个节点和数据包的通信网络。建模的NoC能够提供有关延迟,数据包缓冲以及传输所有数据包所需的时钟周期数的有用信息。用户还可以获取有关网络中任何时钟周期内任何数据包位置的信息。使用不同数量的节点和几种网络配置来分析通信网络的行为。数据负载也有所变化,以验证NoC模型是否正常工作。 NoC模型成功完成了所有测试,并给出了预期的结果。 NoC模型能够缓冲,传输和接收数据包,而不会丢失任何数据包。可以配置和重新配置NoC模型。模拟结果将写入文本文件。还对具有可变数据负载的不同网络拓扑之间进行了几种比较,并根据这些结果得出了一些结论。 / Kir10

著录项

  • 作者

    Ullah Irfan;

  • 作者单位
  • 年度 2010
  • 总页数
  • 原文格式 PDF
  • 正文语种 en
  • 中图分类

相似文献

  • 外文文献
  • 中文文献
  • 专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号