首页> 外文OA文献 >A high-speed MAP architecture with optimized memory size and power consumption

【2h】

A high-speed MAP architecture with optimized memory size and power consumption

机译：高速map架构，具有优化的内存大小和功耗

页面导航

著录项
引文网络
相似文献
相关主题

著录项

作者
Er Worm; Holger Lamm; Norbert Wehn;
展开▼
作者单位

展开▼
年度 2000
总页数
原文格式 PDF
正文语种
中图分类

相似文献

外文文献
中文文献
专利

1. The local wavelet transform: a memory-efficient, high-speed architecture optimized to a region-oriented zero-tree coder [J] . G. Lafruit, L. Nachtergaele, B. Vanhoof, Integrated Computer-Aided Engineering . 2000,第2期

机译：局部小波变换：一种内存有效的高速架构，针对面向区域的零树编码器进行了优化
2. Sc-Centered Octahedron Enables High-Speed Phase Change Memory with Improved Data Retention and Reduced Power Consumption [J] . Wang Yong, Guo Tianqi, Liu Guangyu, ACS applied materials & interfaces . 2019,第11期

机译：居中的OctaHedron能够实现高速相位变化内存，具有改进的数据保持和降低的功耗
3. Scandium doped Ge_2Sb_2Te_5 for high-speed and low-power-consumption phase change memory [J] . Wang Yong, Zheng Yonghui, Liu Guangyu, Applied Physics Letters . 2018,第13期

机译：dium掺杂的Ge_2Sb_2Te_5，用于高速和低功耗相变存储器
4. A high-speed MAP architecture with optimized memory size and power consumption [C] . Worm, A., Lamm, . 2000

机译：具有优化的内存大小和功耗的高速MAP架构
5. Software and hardware approaches to optimize memory power consumption and performance [D] . Yue, Jianhui 2012

机译：软件和硬件方法以优化内存功耗和性能
6. CMOS-compatible ferroelectric NAND flash memory for high-density low-power and high-speed three-dimensional memory [O] . Min-Kyu Kim, Ik-Jyae Kim, Jang-Sik Lee 2021

机译：CMOS兼容的铁电NAND闪存用于高密度低功耗和高速三维内存
7. The Local Wavelet Transform: a memory-efficient, high-speed architecture optimized to a region-oriented Zero-Tree coder [O] . G. Lafruit, L. Nachtergaele, B. Vanhoof, 2000

机译：局部小波变换：一种内存有效的高速架构，针对面向区域的零树编码器进行了优化

A high-speed MAP architecture with optimized memory size and power consumption

著录项

引文网络

相似文献

相关主题

期刊订阅