首页> 外文OA文献 >Re-configurable bus encoding scheme for reducing power consumption of cross coupling capacitance for deep sub-micron instruction bus

【2h】

Re-configurable bus encoding scheme for reducing power consumption of cross coupling capacitance for deep sub-micron instruction bus

机译：可重新配置的总线编码方案，用于降低深亚微米指令总线的交叉耦合电容的功耗

页面导航

著录项
引文网络
相似文献
相关主题

著录项

作者
Siu-kei Wong; Chi-ying Tsui;
展开▼
作者单位

展开▼
年度 2004
总页数
原文格式 PDF
正文语种
中图分类

相似文献

外文文献
中文文献
专利

1. Simultaneously optimizing crosstalk and power for instruction bus coupling capacitance using wire pairing [J] . Naroska E., Ruan S.-J., Schwiegelshohn U. IEEE transactions on very large scale integration (VLSI) systems . 2006,第4期

机译：使用线对同时优化指令总线耦合电容的串扰和功率
2. Shifted gray encoding to reduce instruction memory address bus switching for low-power embedded systems [J] . Guo H, Parameswaran S Journal of systems architecture . 2010,第4a6期

机译：灰色移位编码可减少低功耗嵌入式系统的指令存储器地址总线切换
3. Area and Power Reduction of Embedded DSP Systems using Instruction Compression and Re-configurable Encoding [J] . SUBASH CHANDAR GOVINDARAJAN, MAHESH MEHENDALE, R. GOVINDARAJAN Journal of VLSI signal processing systems . 2006,第3期

机译：使用指令压缩和可重新配置编码的嵌入式DSP系统的面积和功耗降低
4. Re-Configurable Bus Encoding Scheme for Reducing Power Consumption of the Cross Coupling Capacitance for Deep Sub-Micron Instruction Bus [C] . Siu-Kei Wong, Chi-Ying Tsui, PChi-Ying Tsui 1st workshop on modules and libraries for proof assistants 2009 . 2009

机译：用于减少深亚微米指令总线交叉耦合电容功耗的可重配置总线编码方案
5. Power Decoupling Methods for Reduced Capacitance Switched Reluctance Motor Drive [D] . Yi, Fan. 2017

机译：减小电容开关磁阻电动机驱动器的功率去耦方法
6. Survey of Branch Support Methods Demonstrates Accuracy Power and Robustness of Fast Likelihood-based Approximation Schemes [O] . Maria Anisimova, Manuel Gil, Jean-François Dufayard, -1

机译：分支支持方法的调查表明了基于似然法的近似方案的准确性功效和稳健性
7. Area and Power Reduction of Embedded DSP Systems using Instruction Compression and Re-configurable Encoding [O] . Subash Ch, Ar G, Mahesh Mehendale, 2015

机译：使用指令压缩和可重新配置编码的嵌入式Dsp系统的面积和功耗降低

Re-configurable bus encoding scheme for reducing power consumption of cross coupling capacitance for deep sub-micron instruction bus

著录项

引文网络

相似文献

相关主题

期刊订阅