首页> 外文OA文献 >Concurrent flip-flop and repeater insertion for high performance integrated circuits

【2h】

Concurrent flip-flop and repeater insertion for high performance integrated circuits

机译：用于高性能集成电路的并发触发器和中继器插入

页面导航

著录项
引文网络
相似文献
相关主题

著录项

作者
Pasquale Cocchini;
展开▼
作者单位

展开▼
年度 2015
总页数
原文格式 PDF
正文语种
中图分类

相似文献

外文文献
中文文献
专利

1. The BOOM Project: Towards 160 Gb/s Packet Switching Using SOI Photonic Integrated Circuits and Hybrid Integrated Optical Flip-Flops [J] . Stamatiadis C., Gomez-Agis F., Stampoulidis L., Lightwave Technology, Journal of . 2012,第1期

机译：BOOM项目：使用SOI光子集成电路和混合集成光触发器实现160 Gb / s分组交换
2. Thermal-Aware Methodology for Repeater Insertion in Low-Power VLSI Circuits [J] . Ku J. C., Ismail Y. IEEE transactions on very large scale integration (VLSI) systems . 2007,第8期

机译：低功率VLSI电路中中继器插入的热感知方法
3. Repeater insertion in global interconnects in VLSI circuits [J] . Rajeevan Chandel, S. Sarkar, R. P. Agarwal Microelectronics international: Journal of ISHM--Europe, the Microelectronics Society--Europe . 2005,第1期

机译：在VLSI电路的全局互连中插入中继器
4. Concurrent flip-flop and repeater insertion for high performance integrated circuits [C] . Cocchini, P. . 2002

机译：并发触发器和中继器插入，用于高性能集成电路
5. Information theoretic and spectral methods of test point, partial-scan and full-scan flip-flop insertion to improve integrated circuit testability [D] . Ausoori, Raghuveer 2009

机译：测试点，部分扫描和全扫描触发器插入的信息理论和频谱方法，以提高集成电路的可测试性
6. High-Performance Biocomputing in Synthetic Biology–Integrated Transcriptional and Metabolic Circuits [O] . Angel Goñi-Moreno, Pablo I. Nikel 2019

机译：合成生物学中整合转录和代谢回路的高性能生物计算
7. Concurrent Flip-Flop and Repeater Insertion for High Performance Integrated Circuits [O] . 2008

机译：高性能集成电路的并发触发器和中继器插入
8. Clock Tree Insertion and Verification for 3D Integrated Circuits [R] . Mineo, C. A. 2005

机译：三维集成电路的时钟树插入与验证

Concurrent flip-flop and repeater insertion for high performance integrated circuits

著录项

引文网络

相似文献

相关主题

期刊订阅