首页> 外文OA文献 >Input and Output Processor for an ATM High Speed Switch (2.5 gb/s): the CMC

【2h】

Input and Output Processor for an ATM High Speed Switch (2.5 gb/s): the CMC

机译：aTm高速开关的输入和输出处理器（2.5 gb / s）：CmC

页面导航

著录项
引文网络
相似文献
相关主题

著录项

作者
Pierre Plaza; Juan Carlos Diaz; Fermin Calvo; Luis Merayo; Maurizio Zamboni; Pietro Scarfone; Marco Barbini;
展开▼
作者单位

展开▼
年度 2014
总页数
原文格式 PDF
正文语种
中图分类

相似文献

外文文献
中文文献
专利

1. An STM-16 Frame Termination VLSI With 2.5-Gb/s/Pin Input/Output Buffers: High-Speed and Low-Power Multi- src="/images/tex/26741.gif" alt="mathrm{V}_{rm DD}"> CMOS/SIMOX Techniques [J] . Shibata Nobutaro, Ohtomo Yusuke, Nishisaka Mika, Very Large Scale Integration (VLSI) Systems, IEEE Transactions on . 2015,第6期

机译：具有2.5 Gb / s / Pin输入/输出缓冲器的STM-16帧终端VLSI：高速和低功耗Multi- src =“ / images / tex / 26741.gif” alt = “ mathrm {V} _ {rm DD}”> CMOS / SIMOX技术
2. 1.8-V 800-Mb/s/pin DDR2 and 2.5-V 400-Mb/s/pin DDR1 Compatibly Designed 1-Gb SDRAM With Dual-Clock Input-Latch Scheme and Hybrid Multi-Oxide Output Buffer [J] . Hiroki Fujisawa, Masayuki Nakamura, Yasuhiro Takai, IEEE Journal of Solid-State Circuits . 2005,第4期

机译：具有双时钟输入锁存方案和混合多氧化物输出缓冲器的1.8V 800Mb / s / pin DDR2和2.5V 400Mb / s / pin DDR1兼容设计的1Gb SDRAM
3. A High-Speed Tandem-Crosspoint ATM Switch Architecture with Input and Output Buffers [J] . Eiji OKI, Naoaki YAMANAKA IEICE Transactions on Communications . 1998,第2期

机译：具有输入和输出缓冲器的高速串联交叉点ATM交换机体系结构
4. Input and output processor for an ATM high speed switch (2.5 Gb/s): the CMC [C] . Plaza, P., Diaz, European Design and Test Conference, 1995. EDTC 1995, Proceedings. . 1995

机译：ATM高速交换机（2.5 Gb / s）的输入和输出处理器：CMC
5. Comparative performance evaluation of TCP over input-queued and output-queued ATM switches using scheduling algorithms. [D] . Mandalika, Sirish. 2001

机译：使用调度算法对输入排队和输出排队的ATM交换机上TCP的比较性能评估。
6. A switchable light-input light-output system modelled and constructed in yeast [O] . Oxana Sorokina, Anita Kapus, Kata Terecskei, 2009

机译：在酵母中建模和构建的可切换光输入光输出系统
7. Effects of weak input side mode suppression ratio and output filtration on the intensity noise of a self-seeded gain switched optical pulses at 2.5 GHz [O] . Rensing, Marc, Anandarajah, Prince M., Barry, Liam P. 2005

机译：弱输入侧模式抑制比和输出滤波对2.5 GHz自种增益切换光脉冲强度噪声的影响
8. Input/Output Speed-Up in Tightly-Coupled Multiprocessors [R] . Abu-Sufah, W. , Husmann, H. , Kuck, D. 1986

机译：紧耦合多处理器中的输入/输出加速

Input and Output Processor for an ATM High Speed Switch (2.5 gb/s): the CMC

著录项

引文网络

相似文献

相关主题

期刊订阅