首页> 外文OA文献 >System Level Power-Performance Trade-Offs in Embedded Systems Using Voltage and Frequency Scaling of Off-Chip Buses and Memory

【2h】

System Level Power-Performance Trade-Offs in Embedded Systems Using Voltage and Frequency Scaling of Off-Chip Buses and Memory

机译：使用片外总线和存储器的电压和频率调节的嵌入式系统中的系统级功率性能权衡

页面导航

著录项
引文网络
相似文献
相关主题

著录项

作者
Kiran Puttaswamy; Kyu-Won Choi; Jun Cheol Park; Vincent J. Mooneyamp; Vincent J. Mooney Iii; Abhijit Chatterjee; Peeter Ellervee;
展开▼
作者单位

展开▼
年度 2002
总页数
原文格式 PDF
正文语种
中图分类

相似文献

外文文献
中文文献
专利

1. Combining data remapping and voltage/frequency scaling of second level memory for energy reduction in embedded systems [J] . Jun Cheol Park, Vincent Mooney, Sudarshan K. Srinivasan Microelectronics journal . 2003,第11期

机译：结合数据重映射和二级存储器的电压/频率缩放以降低嵌入式系统的能耗
2. Optimizing the NoC Slack Through Voltage and Frequency Scaling in Hard Real-Time Embedded Systems [J] . Zhan J., Stoimenov N., Ouyang J., Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on . 2014,第11期

机译：通过硬实时嵌入式系统中的电压和频率缩放优化NoC松弛
3. Autonomous Hardware/Software Partitioning and Voltage/Frequency Scaling for Low-Power Embedded Systems [J] . JINGQING MU, ROMAN LYSECKY ACM Transactions on Design Automation of Electronic Systems . 2010,第1期

机译：低功耗嵌入式系统的自主硬件/软件分区和电压/频率缩放
4. System level power-performance trade-offs in embedded systems using voltage and frequency scaling of off-chip buses and memory [C] . Kiran Puttaswamy, Kyu-Won Choi, Jun Cheol Park, International symposium on System Synthesis . 2002

机译：使用片外总线和存储器的电压和频率缩放比例，在嵌入式系统中进行系统级功率性能折衷
5. Dynamic Frequency and Voltage Scaling Rivalrous Real-time Embedded Systems [D] . Parsons, Gregory S. 2013

机译：动态频率和电压缩放竞争实时嵌入式系统
6. Learning-Directed Dynamic Voltage and Frequency Scaling Scheme with Adjustable Performance for Single-Core and Multi-Core Embedded and Mobile Systems [O] . Yen-Lin Chen, Ming-Feng Chang, Chao-Wei Yu, 2018

机译：具有学习性能的学习型动态电压和频率缩放方案适用于单核和多核嵌入式和移动系统
7. System level power-performance trade-offs in embedded systems using voltage and frequency scaling of off-chip buses and memory [O] . Kiran Puttaswamy, Kyu-won Choi, Jun Cheol Park, 2002

机译：使用片外总线和存储器的电压和频率缩放，在嵌入式系统中进行系统级的功率性能折衷
8. Task Feasibility Analysis and Dynamic Voltage Scaling in Fault- Tolerant Real-Time Embedded Systems. [R] . Zhang, Y., Chakrabarty, K. 2004

机译：容错实时嵌入式系统中的任务可行性分析和动态电压调节。

System Level Power-Performance Trade-Offs in Embedded Systems Using Voltage and Frequency Scaling of Off-Chip Buses and Memory

著录项

引文网络

相似文献

相关主题

期刊订阅