首页> 外文OA文献 >Register File Power Reduction Using Bypass Sensitive Compiler

【2h】

Register File Power Reduction Using Bypass Sensitive Compiler

机译：使用旁路敏感编译器注册文件功耗降低

页面导航

著录项
引文网络
相似文献
相关主题

著录项

作者
Sanghyun Park; Aviral Shrivastava; Nikil Dutt; Alex Nicolau; Yunheung Paek; Eugene Earlie;
展开▼
作者单位

展开▼
年度 2009
总页数
原文格式 PDF
正文语种
中图分类

相似文献

外文文献
中文文献
专利

1. Register File Power Reduction Using Bypass Sensitive Compiler [J] . Park S., Shrivastava A., Dutt N., IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems . 2008,第6期

机译：使用旁路敏感编译器减少文件功耗
2. Bypass Aware Instruction Scheduling for Register File Power Reduction [J] . Sanghyun Park, Aviral Shrivastava, Nikil Dutt, ACM SIGPLAN Notices: A Monthly Publication of the Special Interest Group on Programming Languages . 2006,第7期

机译：绕过感知指令调度以减少寄存器文件功耗
3. Register File Partitioning and Recompilation for Register File Power Reduction [J] . XUAN GUAN, YUNSI FEI ACM Transactions on Design Automation of Electronic Systems . 2010,第3期

机译：寄存器文件分区和重新编译以减少寄存器文件的功耗
4. Compiler-driven register re-assignment for register file power-density and temperature reduction [C] . Xiangrong Zhou, Chenjie Yu, Peter Petrov Annual conference on Design automation;Conference on Design automation . 2008

机译：编译器驱动的寄存器重新分配，以降低寄存器文件的功率密度并降低温度
5. Improving power of l1 data cache and register file utilizing critical path instructions. [D] . Chen, Kuang-Lun. 2014

机译：利用关键路径指令提高l1数据高速缓存和寄存器文件的功能。
6. Optimizing Instruction Scheduling and Register Allocation for Register-File-Connected Clustered VLIW Architectures [O] . Haijing Tang, Xu Yang, Siye Wang, 2013

机译：连接寄存器文件的集群式VLIW架构的优化指令调度和寄存器分配
7. Compiler-Managed Register File Protection for Energy-Efficient Soft Error Reduction ∗ [O] . 2009

机译：用于节能软错误降低的编译器管理寄存器文件保护*

客服邮箱：kefu@zhangqiaokeyan.com

京公网安备：11010802029741号 ICP备案号：京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有

客服微信
服务号