首页> 外文OA文献 >Lower Bounds for Matrix Product, in Bounded Depth Circuits with Arbitrary Gates

【2h】

Lower Bounds for Matrix Product, in Bounded Depth Circuits with Arbitrary Gates

机译：具有任意门的有界深度电路中矩阵乘积的下界

页面导航

著录项
相似文献
相关主题

著录项

作者
Ran Raz; Amir Shpilka;
展开▼
作者单位

展开▼
年度 2001
总页数
原文格式 PDF
正文语种
中图分类

相似文献

外文文献
中文文献
专利

1. Lower bounds for matrix product in bounded depth circuits with arbitrary gates [J] . Raz R., Shpilka A. SIAM Journal on Computing . 2003 ,第2期

机译：具有任意门的有界深度电路中矩阵乘积的下界
2. Lower Bounds for Matrix Product, in Bounded Depth Circuits with Arbitrary Gates [J] . Ran Raz, Amir Shpilka Electronic Colloquium on Computational Complexity . 2000 ,第131期

机译：带任意门的有界深度电路中矩阵乘积的下界
3. Tight Bounds on Computing Error-Correcting Codes by Bounded-Depth Circuits With Arbitrary Gates [J] . Gal, A., Hansen, IEEE Transactions on Information Theory . 2013 ,第10期

机译：带任意门的有界电路计算纠错码的严格界限
4. Lower bounds for matrix product, in bounded depth circuits with arbitrary gates [C] . Ran Raz, Amir Shpilka, PRan Raz, Annual ACM symposium on Theory of computing;ACM symposium on Theory of computing . 2001

机译：在具有任意门的有界深度电路中，矩阵乘积的下界
5. Lower Bounds for Bounded Depth Arithmetic Circuits [D] . Kumar, Mrinal. 2017

机译：有界深度算术电路的下界
6. Lower bounds for the low-rank matrix approximation [O] . Jicheng Li, Zisheng Liu, Guo Li -1

机译：低秩矩阵逼近的下界
7. Lower Bounds for Matrix Product, in Bounded Depth Circuits with Arbitrary Gates [O] . Ran Raz, Amir Shpilka 2001

机译：具有任意门的有界深度电路中矩阵乘积的下界

客服邮箱：kefu@zhangqiaokeyan.com

京公网安备：11010802029741号 ICP备案号：京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有

客服微信
服务号