首页> 外文OA文献 >Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing

【2h】

Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing

机译：Piranha：基于单芯片多处理的可扩展架构

页面导航

著录项
引文网络
相似文献
相关主题

著录项

作者
Luiz Andre Barroso; Kourosh Gharachorloo; Robert McNamara; Andreas Nowatzyk; Shaz Qadeer; Barton Sano; Scott Smith; Robert Stets; Ben Verghese;
展开▼
作者单位

展开▼
年度 2000
总页数
原文格式 PDF
正文语种
中图分类

相似文献

外文文献
中文文献
专利

1. Accelerate system performance with hybrid multiprocessing & FPGAs: Multiprocessing is becoming a key differentiator for FPGA-based processor architectures [J] . DAN ISAACS, BRUCE KARSTEN, ED TREXEL Embedded Systems Europe . 2007,第86期

机译：借助混合多处理和FPGA来提高系统性能：多处理正成为基于FPGA的处理器架构的关键差异化因素
2. A scalable single-chip multi-processor architecture with on-chip RTOS kernel [J] . B. D. Theelen, A. C. Verschueren, V. V. Reyes Suarez, Journal of systems architecture . 2003,第12a15期

机译：具有片上RTOS内核的可扩展单芯片多处理器架构
3. APCN: A scalable architecture for balancing accountability and privacy in large-scale content-based networks [J] . Information Sciences: An International Journal . 2020,第期

机译：APCN：可扩展架构，用于平衡基于大规模内容的网络中的责任和隐私
4. Piranha: a scalable architecture based on single-chip multiprocessing [C] . Barroso, L.A., Gharachorloo, . 2000

机译：Piranha：基于单芯片多处理的可扩展架构
5. Evaluating the scalability of SDF single-chip multiprocessor architecture using automatically parallelizing code. [D] . Zhang, Yuhua. 2004

机译：使用自动并行化代码评估SDF单芯片多处理器体系结构的可伸缩性。
6. A Knowledge-Based Cognitive Architecture Supported by Machine Learning Algorithms for Interpretable Monitoring of Large-Scale Satellite Networks [O] . John Oyekan, Windo Hutabarat, Christopher Turner, 2021

机译：基于知识的认知架构由机器学习算法支持可解释的大型卫星网络监控
7. aSOC: A Scalable, Single-Chip Communications Architecture [O] . 2008

机译：aSOC：可扩展的单芯片通信架构

Piranha: A Scalable Architecture Based on Single-Chip Multiprocessing

著录项

引文网络

相似文献

相关主题

期刊订阅