首页> 外文OA文献 >Design Fault Directed Test Generation for Microprocessor Validation

【2h】

Design Fault Directed Test Generation for Microprocessor Validation

机译：用于微处理器验证的设计故障定向测试生成

页面导航

著录项
引文网络
相似文献
相关主题

著录项

作者

展开▼
作者单位

展开▼
年度 2008
总页数
原文格式 PDF
正文语种
中图分类

相似文献

外文文献
中文文献
专利

1. Design, implementation and testing of a microprocessor-based high-speed relay for detecting transformer winding faults [J] . Sidhu T.S., Sachdev M.S. IEEE Transactions on Power Delivery . 1992,第1期

机译：用于检测变压器绕组故障的基于微处理器的高速继电器的设计，实现和测试
2. Satisfiability-Based Automatic Test Program Generation and Design for Testability for Microprocessors [J] . Lingappan L., Jha N.K. IEEE transactions on very large scale integration (VLSI) systems . 2007,第5期

机译：基于满意度的微处理器自动测试程序生成和设计
3. Developing Optimal Directed Random Testing Technique to Reduce Interactive Faults-Systematic Literature and Design Methodology [J] . K. Koteswara Rao, G. S. V. P. Raju Indian Journal of Science and Technology . 2015,第8期

机译：开发最佳定向随机测试技术以减少交互式故障-系统文献和设计方法
4. Design fault directed test generation for microprocessor validation [C] . Deepak A. Mathaikutty, Sandeep K. Shukla, Sreekumar V. Kodakara, EDBT/ICDT Workshops . 2009

机译：设计故障定向测试生成，用于微处理器验证
5. Transition faults and transition path delay faults: Test generation, path selection, and built-in generation of functional broadside tests. [D] . Yao, Bo. 2013

机译：过渡故障和过渡路径延迟故障：测试生成，路径选择以及功能性侧面测试的内置生成。
6. Design and Experimental Validation for Direct-Drive Fault-Tolerant Permanent-Magnet Vernier Machines [O] . Guohai Liu, Junqin Yang, Ming Chen, -1

机译：直接驱动容错永磁游标机的设计与实验验证
7. Design Fault Directed Test Generation for Microprocessor Validation [O] . Deepak A. Mathaikutty, Sreekumar V. Kodakara, Eep Shukla, 2008

机译：用于微处理器验证的设计故障定向测试生成
8. Test Generation and Fault Isolation for Microprocessors and Their Support Devices [R] . Debany, W. H., O'Connor, D. A., Teague, B. K., 1980

机译：微处理器及其支持设备的测试生成和故障隔离

客服邮箱：kefu@zhangqiaokeyan.com

京公网安备：11010802029741号 ICP备案号：京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有

客服微信
服务号