Digital control and interfacing for a high speed satellite communications signal processor

摘要

A digital interface has been designed and constructedas part of the Naval Postgraduate School Satellite SignalAnalyzer System. This interface enables a Floating PointSystem, AP-120B, Array Processor to perform Direct MemoryAccess transfers with the Data Acquisition Unit.